prop_to_pred - tabellion - Verification tool for VHDL (or at least the prototype of one).

summary refs log tree commit diff

path: root/prop_to_pred

Mode	Name	Size
-rw-r--r--	Makefile	1929	log plain
-rwxr-xr-x	parser.py	1525	log plain