test « data - tabellion - Verification tool for VHDL (or at least the prototype of one).

Mode	Name	Size
-rw-r--r--	Makefile	796	log plain
d---------	combinational_processes	179	log plain
-rwxr-xr-x	oracle_creator.py	485	log plain