tabellion - Verification tool for VHDL (or at least the prototype of one).

summary refs log tree commit diff

path: root/data/property/likely_a_clock.pp

diff options

Diffstat (limited to 'data/property/likely_a_clock.pp')

0 files changed, 0 insertions, 0 deletions